"A VLSI architecture for a Run-time Multi-precision Reconfigurable Booth ..."

Shun Zhou et al. (2007)

> Home

Details and statistics

DOI: 10.1109/ICECS.2007.4511155

access: closed

type: Conference or Workshop Paper

metadata version: 2023-06-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/ZhouPPB07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/ZhouPPB07
Shun Zhou, Oliver A. Pfänder, Hans-Jörg Pfleiderer, Amine Bermak:
A VLSI architecture for a Run-time Multi-precision Reconfigurable Booth Multiplier. ICECS 2007: 975-978

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.