"A PVT Tolerant sub-mA PLL in 65nm CMOS process."

Yi Yang, Liqiong Yang, Zhuo Gao (2008)

> Home

Details and statistics

DOI: 10.1109/ICECS.2008.4675024

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/YangYG08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/YangYG08
Yi Yang, Liqiong Yang, Zhuo Gao:
A PVT Tolerant sub-mA PLL in 65nm CMOS process. ICECS 2008: 998-1001

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.