"Defect-tolerance design of the high-speed RSA encryption processor with ..."

Nobuhiro Tomabechi, Teruki Ito (2001)

> Home

Details and statistics

DOI: 10.1109/ICECS.2001.957731

access: closed

type: Conference or Workshop Paper

metadata version: 2021-01-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/TomabechiI01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/TomabechiI01
Nobuhiro Tomabechi, Teruki Ito:
Defect-tolerance design of the high-speed RSA encryption processor with built-in table for residue calculation of redundant binary numbers. ICECS 2001: 267-271

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.