"Framework-based arithmetic core generation to explore ASIC-based parallel ..."

Leandro M. G. Rocha et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ICECS.2017.8292065

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/RochaPFCB17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/RochaPFCB17
Leandro M. G. Rocha, Guilherme Paim, Rafael S. Ferreira, Eduardo Costa, Sergio Bampi:
Framework-based arithmetic core generation to explore ASIC-based parallel binary multipliers. ICECS 2017: 478-481

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.