"FPGA-based hardware acceleration: A CPU/accelerator interface exploration."

Paulo Da Cunha Possa, David Schaillie, Carlos Valderrama (2011)

> Home

Details and statistics

DOI: 10.1109/ICECS.2011.6122291

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/PossaSV11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/PossaSV11
Paulo Da Cunha Possa, David Schaillie, Carlos Valderrama:
FPGA-based hardware acceleration: A CPU/accelerator interface exploration. ICECS 2011: 374-377

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.