"VLSI architectures for blind equalization based on fractional-order ..."

Vassilis Paliouras et al. (2001)

> Home

Details and statistics

DOI: 10.1109/ICECS.2001.957595

access: closed

type: Conference or Workshop Paper

metadata version: 2021-01-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/PaliourasDTS01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/PaliourasDTS01
Vassilis Paliouras, J. Dagres, Panagiotis Tsakalides, Thanos Stouraitis:
VLSI architectures for blind equalization based on fractional-order statistics. ICECS 2001: 799-802

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.