![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"Implementation of a Hardware Accelerated VVC Decoder on ARM and FPGA."
Ali Emre Oztas et al. (2023)
- Ali Emre Oztas, Ege Ozteke, Mahir Demir, Tankut Akgul:
Implementation of a Hardware Accelerated VVC Decoder on ARM and FPGA. ICECS 2023: 1-4
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.