"An low-energy 8T dual-port SRAM for image processor with selective ..."

Haruki Mori et al. (2016)

> Home

Details and statistics

DOI: 10.1109/ICECS.2016.7841256

access: closed

type: Conference or Workshop Paper

metadata version: 2024-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/MoriNKKTYIKY16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/MoriNKKTYIKY16
Haruki Mori, Tomoki Nakagawa, Yuki Kitahara, Yuta Kawamoto, Kenta Takagi, Shusuke Yoshimoto, Shintaro Izumi, Hiroshi Kawaguchi, Masahiko Yoshimoto:
An low-energy 8T dual-port SRAM for image processor with selective sourceline drive scheme in 28-nm FD-SOI process technology. ICECS 2016: 532-535

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.