"Stand-by low-power architecture in a 3 V-only 2-bit/cell 64-Mbit flash memory."

Rino Micheloni et al. (2001)

Details and statistics

DOI: 10.1109/ICECS.2001.957625

access: closed

type: Conference or Workshop Paper

metadata version: 2021-01-18

a service of  Schloss Dagstuhl - Leibniz Center for Informatics