"Hardware design and verification techniques for Giga-bit Forward-Error ..."

Ahmed Mahdi et al. (2012)

> Home

Details and statistics

DOI: 10.1109/ICECS.2012.6463792

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/MahdiSKTP12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/MahdiSKTP12
Ahmed Mahdi, Panagiotis Sakellariou, Nikos Kanistras, Ioannis Tsatsaragkos, Vassilis Paliouras:
Hardware design and verification techniques for Giga-bit Forward-Error Correction systems on FPGAs. ICECS 2012: 89-92

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.