"MTCMOS low-power optimization technique (LPOT) for 1V pipelined RISC CPU ..."

Chen-Bo Hsu, Young Sik Hong, James B. Kuo (2014)

> Home

Details and statistics

DOI: 10.1109/ICECS.2014.7049921

access: closed

type: Conference or Workshop Paper

metadata version: 2022-06-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/HsuHK14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/HsuHK14
Chen-Bo Hsu, Young Sik Hong, James B. Kuo:
MTCMOS low-power optimization technique (LPOT) for 1V pipelined RISC CPU circuit. ICECS 2014: 60-63

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.