"Optimization of chip level clock tree performance by using simultaneous ..."

Shlomo Greenberg et al. (2004)

> Home

Details and statistics

DOI: 10.1109/ICECS.2004.1399707

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/GreenbergBHM04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/GreenbergBHM04
Shlomo Greenberg, Ido Bloch, Moti Horwitz, Avishay Maman:
Optimization of chip level clock tree performance by using simultaneous drivers and wire sizing. ICECS 2004: 419-423

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.