"A low power 1.25fJ/conv-step 12-bit SAR ADC with a high-efficient Dynamic ..."

Kaicong Dong et al. (2023)

> Home

Details and statistics

DOI: 10.1109/ICECS58634.2023.10382789

access: closed

type: Conference or Workshop Paper

metadata version: 2024-01-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/DongFMZL23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/DongFMZL23
Kaicong Dong, Hua Fan, Franco Maloberti, Wei Zhou, Jing Luo:
A low power 1.25fJ/conv-step 12-bit SAR ADC with a high-efficient Dynamic Comparator. ICECS 2023: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.