"Design of a High Speed, Low Latency and Low Power Consumption DRAM Using ..."

Amin Chegeni, Khayrollah Hadidi, Abdollah Khoei (2007)

> Home

Details and statistics

DOI: 10.1109/ICECS.2007.4511203

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/ChegeniHK07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/ChegeniHK07
Amin Chegeni, Khayrollah Hadidi, Abdollah Khoei:
Design of a High Speed, Low Latency and Low Power Consumption DRAM Using two-transistor Cell Structure. ICECS 2007: 1167-1170

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.