"Digital Signal Processing Accelerator for RISC-V."

L. Calicchia et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ICECS46596.2019.8964670

access: closed

type: Conference or Workshop Paper

metadata version: 2020-09-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/CalicchiaCCNFNR19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/CalicchiaCCNFNR19
L. Calicchia, V. Ciotoli, Gian Carlo Cardarilli, Luca Di Nunzio, Rocco Fazzolari, Alberto Nannarelli, Marco Re:
Digital Signal Processing Accelerator for RISC-V. ICECS 2019: 703-706

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.