"A VLSI architecture for minimizing the transmission power in OFDM ..."

Konstantinos Babionitakis et al. (2003)

> Home

Details and statistics

DOI: 10.1109/ICECS.2003.1302038

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/BabionitakisDNR03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/BabionitakisDNR03
Konstantinos Babionitakis, Y. Dagres, Konstantinos Nakos, Dionysios I. Reisis:
A VLSI architecture for minimizing the transmission power in OFDM transceivers. ICECS 2003: 308-311

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.