"A High Performance and Full Utilization Hardware Implementation of ..."

Chen Yang et al. (2021)

> Home

Details and statistics

DOI: 10.1109/ICECS53924.2021.9665459

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/0018XWL21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/0018XWL21
Chen Yang, Siwei Xiang, Jiaxing Wang, Liyan Liang:
A High Performance and Full Utilization Hardware Implementation of Floating Point Arithmetic Units. ICECS 2021: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.