"A 24 Gbps SerDes transceiver for on-chip networks using a new ..."

Ramy N. Tadros et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ICEAC.2015.7352168

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iceac/TadrosAGI15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iceac/TadrosAGI15
Ramy N. Tadros, Ahmed H. Abdelrahman, Maged Ghoneima, Yehea Ismail:
A 24 Gbps SerDes transceiver for on-chip networks using a new half-data-rate self-timed 3-level signaling scheme. ICEAC 2015: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.