"FPGA real time synthesis of simplified SIFT algorithm."

Pablo Rubio-Ibáñez, J. Javier Martínez-Álvarez, Ginés Doménech-Asensi (2018)

> Home

Details and statistics

DOI: 10.1145/3243394.3243706

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icdsc/Rubio-IbanezMD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icdsc/Rubio-IbanezMD18
Pablo Rubio-Ibáñez, J. Javier Martínez-Álvarez, Ginés Doménech-Asensi:
FPGA real time synthesis of simplified SIFT algorithm. ICDSC 2018: 26:1-26:2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.