"Design of Shift Registers Using DG-FinFET for Low Power Applications."

G. Shanthi et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ICDCS59278.2024.10560604

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icdcs2/ShanthiVMPLV24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icdcs2/ShanthiVMPLV24
G. Shanthi, K. Naga Vaishnavi, N. Manasa, V. Surya Pramod, S. Naga Leela, Shaik Shoukath Vali:
Design of Shift Registers Using DG-FinFET for Low Power Applications. ICDCS 2024: 151-155

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.