"Low-Power Optimization Design of 20-bit Digital Shift Register for ..."

Yue-Fang Kuo, Wei-Yang Chen, Su-Wei Chang (2024)

> Home

Details and statistics

DOI: 10.1109/ICCE-TAIWAN62264.2024.10674258

access: closed

type: Conference or Workshop Paper

metadata version: 2024-11-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icce-tw/KuoCC24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icce-tw/KuoCC24
Yue-Fang Kuo, Wei-Yang Chen, Su-Wei Chang:
Low-Power Optimization Design of 20-bit Digital Shift Register for Phase-Locked Loop Applications. ICCE-Taiwan 2024: 555-556

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.