"A Cost-efficient Hardware Accelerator Design for 2D Sliding Discrete ..."

Wen-Ho Juang et al. (2023)

> Home

Details and statistics

DOI: 10.1109/ICCE-TAIWAN58799.2023.10227037

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icce-tw/JuangWSSH23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icce-tw/JuangWSSH23
Wen-Ho Juang, Meng-Chang Wu, Yung-Hoh Sheu, Jen-Yu Shieh, Tung-Hsien Hsieh:
A Cost-efficient Hardware Accelerator Design for 2D Sliding Discrete Fourier Transform. ICCE-Taiwan 2023: 595-596

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.