"High Performance 2-Dimensional Systolic Array Design for Edge AI Accelerator."

Wai-Chi Fang et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ICCE-TAIWAN62264.2024.10674240

access: closed

type: Conference or Workshop Paper

metadata version: 2024-11-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icce-tw/FangLCC24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icce-tw/FangLCC24
Wai-Chi Fang, Ching-Jung Lin, Yi-Kai Chen, Jing-Ping Cheng:
High Performance 2-Dimensional Systolic Array Design for Edge AI Accelerator. ICCE-Taiwan 2024: 361-362

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.