"Automated Hardware and Neural Network Architecture co-design of FPGA ..."

Philip Colangelo et al. (2020)

> Home

Details and statistics

DOI: 10.1109/ICCE-BERLIN50680.2020.9352153

access: closed

type: Conference or Workshop Paper

metadata version: 2021-02-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icce-berlin/ColangeloSSM20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icce-berlin/ColangeloSSM20
Philip Colangelo, Oren Segal, Alexander Speicher, Martin Margala:
Automated Hardware and Neural Network Architecture co-design of FPGA accelerators using multi-objective Neural Architecture Search. ICCE-Berlin 2020: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.