"Implementing a 2-Gbs 1024-bit 1/2-rate low-density parity-check code ..."

Lili Zhou et al. (2007)

> Home

Details and statistics

DOI: 10.1109/ICCD.2007.4601900

access: closed

type: Conference or Workshop Paper

metadata version: 2024-07-29

- view
  authority control:
- export record
  dblp key:
  - conf/iccd/ZhouWPJHS07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/ZhouWPJHS07
Lili Zhou, Cherry Wakayama, Robin Panda, Nuttorn Jangkrajarng, Bo Hu, Chuanjin Richard Shi:
Implementing a 2-Gbs 1024-bit 1/2-rate low-density parity-check code decoder in three-dimensional integrated circuits. ICCD 2007: 194-201

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.