"Parallelizing Latent Semantic Indexing using an FPGA-based architecture."

Xinying Wang, Joseph Zambreno (2016)

> Home

Details and statistics

DOI: 10.1109/ICCD.2016.7753321

access: closed

type: Conference or Workshop Paper

metadata version: 2024-01-31

- view
  authority control:
- export record
  dblp key:
  - conf/iccd/WangZ16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/WangZ16
Xinying Wang, Joseph Zambreno:
Parallelizing Latent Semantic Indexing using an FPGA-based architecture. ICCD 2016: 432-435

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.