"Optimal Transistor Placement Combined with Global In-cell Routing in ..."

Kyeongrok Jo, Taewhan Kim (2021)

> Home

Details and statistics

DOI: 10.1109/ICCD53106.2021.00085

access: closed

type: Conference or Workshop Paper

metadata version: 2024-12-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iccd/JoK21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/JoK21
Kyeongrok Jo, Taewhan Kim:
Optimal Transistor Placement Combined with Global In-cell Routing in Standard Cell Layout Synthesis. ICCD 2021: 517-524

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.