"Advanced Wiring RC Timing Design Techniques for Logic LSIs in Gigahertz ..."

Toru Hiyama et al. (2000)

> Home

Details and statistics

DOI: 10.1109/ICCD.2000.878340

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/iccd/HiyamaIINM00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/HiyamaIINM00
Toru Hiyama, Yuko Ito, Satoru Isomura, Kazunobu Nojiri, Eijiro Maeda:
Advanced Wiring RC Timing Design Techniques for Logic LSIs in Gigahertz Era and Beyond. ICCD 2000: 556-558

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.