"Jitter-Induced Power/ground Noise in CMOS PLLs: A Design Perspective."

Payam Heydari, Massoud Pedram (2001)

> Home

Details and statistics

DOI: 10.1109/ICCD.2001.955030

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/iccd/HeydariP01a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/HeydariP01a
Payam Heydari, Massoud Pedram:
Jitter-Induced Power/ground Noise in CMOS PLLs: A Design Perspective. ICCD 2001: 209-213

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.