"Extension of a transistor level digital timing simulator to include first ..."

Rakesh Chadha, Chin-Fu Chen (1988)

> Home

Details and statistics

DOI: 10.1109/ICCD.1988.25673

access: closed

type: Conference or Workshop Paper

metadata version: 2021-07-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iccd/ChadhaC88
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/ChadhaC88
Rakesh Chadha, Chin-Fu Chen:
Extension of a transistor level digital timing simulator to include first order analog behavior. ICCD 1988: 116-119

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.