"A 64 kb differential single-port 12T SRAM design with a bit-interleaving ..."

Samira Ataei, James E. Stine, Matthew R. Guthaus (2016)

> Home

Details and statistics

DOI: 10.1109/ICCD.2016.7753333

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/iccd/AtaeiSG16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/AtaeiSG16
Samira Ataei, James E. Stine, Matthew R. Guthaus:
A 64 kb differential single-port 12T SRAM design with a bit-interleaving scheme for low-voltage operation in 32 nm SOI CMOS. ICCD 2016: 499-506

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.