"Design and Implementation of Low Power NAND Gate Based Combinational ..."

Bashetty Vishnu Vardhan et al. (2023)

> Home

Details and statistics

DOI: 10.1109/ICCCNT56998.2023.10307332

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icccnt/VardhanKSP23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icccnt/VardhanKSP23
Bashetty Vishnu Vardhan, MD Khadir, Kulkarni Sunnyhith, Sriharsha Paruchuri:
Design and Implementation of Low Power NAND Gate Based Combinational Circuits Using FinFET Technique. ICCCNT 2023: 1-7

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.