"Design and integration methods for a multi-threaded dual core 65nm ..."

Raj Varada et al. (2006)

> Home

Details and statistics

DOI: 10.1145/1233501.1233626

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/iccad/VaradaSCG06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/VaradaSCG06
Raj Varada, Mysore Sriram, Kris Chou, James Guzzo:
Design and integration methods for a multi-threaded dual core 65nm Xeon® processor. ICCAD 2006: 607-610

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.