"iitRACE: A Memory Efficient Engine for Fast Incremental Timing Analysis ..."

Chaitanya Peddawad et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ICCAD.2015.7372667

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-15

- view
  authority control:
- export record
  dblp key:
  - conf/iccad/PeddawadGDC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/PeddawadGDC15
Chaitanya Peddawad, Aman Goel, B. Dheeraj, Nitin Chandrachoodan:
iitRACE: A Memory Efficient Engine for Fast Incremental Timing Analysis and Clock Pessimism Removal. ICCAD 2015: 903-909

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.