"An iterative area/performance trade-off algorithm for LUT-based FPGA ..."

Juinn-Dar Huang, Jing-Yang Jou, Wen-Zen Shen (1996)

> Home

Details and statistics

DOI: 10.1109/ICCAD.1996.568903

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/iccad/HuangJS96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/HuangJS96
Juinn-Dar Huang, Jing-Yang Jou, Wen-Zen Shen:
An iterative area/performance trade-off algorithm for LUT-based FPGA technology mapping. ICCAD 1996: 13-17

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.