"Optimal 2-D cell layout with integrated transistor folding."

Avaneendra Gupta, John P. Hayes (1998)

Details and statistics

DOI: 10.1145/288548.288590

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics