"Mapping arbitrary logic functions into synchronous embedded memories for ..."

Gordon R. Chiu et al. (2006)

> Home

Details and statistics

DOI: 10.1145/1233501.1233530

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChiuSMB06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChiuSMB06
Gordon R. Chiu, Deshanand P. Singh, Valavan Manohararajah, Stephen Dean Brown:
Mapping arbitrary logic functions into synchronous embedded memories for area reduction on FPGAs. ICCAD 2006: 135-142

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.