"Simulation of Parasitic Interconnect Capacitance for Present and Future ICs."

Grzegorz Tosik et al. (2005)

> Home

Details and statistics

DOI: 10.1007/11428831_75

access: open

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - conf/iccS/TosikLLW05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccS/TosikLLW05
Grzegorz Tosik, Zbigniew Lisik, Malgorzata Langer, Janusz Wozny:
Simulation of Parasitic Interconnect Capacitance for Present and Future ICs. International Conference on Computational Science (1) 2005: 607-614

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.