"A Processor VLSI for Multiplexing and Circuit Termination Functions - MUX ..."

Kazuo Murano et al. (1986)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2020-07-22

- no documents available
- export record
  dblp key:
  - conf/icc/MuranoKWOGGT86
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icc/MuranoKWOGGT86
Kazuo Murano, Hideo Kuwahara, T. Watanabe, K. Ohta, Hirohisa Gambe, T. Gotohda, H. Takaoka:
A Processor VLSI for Multiplexing and Circuit Termination Functions - MUX Processor. ICC 1986: 1674-1678

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.