"Time-area efficient multiplier-free recursive filter architectures for ..."

Mohammad Shajaan, John Aasted Sørensen (1996)

> Home

Details and statistics

DOI: 10.1109/ICASSP.1996.550574

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/icassp/ShajaanS96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/ShajaanS96
Mohammad Shajaan, John Aasted Sørensen:
Time-area efficient multiplier-free recursive filter architectures for FPGA implementation. ICASSP 1996: 3268-3271

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.