"Parallel programming of a symmetric transport-triggered architecture with ..."

Blaine Rister et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ICASSP.2014.6855236

access: closed

type: Conference or Workshop Paper

metadata version: 2020-12-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icassp/RisterJSHC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/RisterJSHC14
Blaine Rister, Pekka Jääskeläinen, Olli Silvén, Jari Hannuksela, Joseph R. Cavallaro:
Parallel programming of a symmetric transport-triggered architecture with applications in flexible LDPC encoding. ICASSP 2014: 8380-8384

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.