default search action
"Adder-based digital signal processor architecture for 80 NS cycle time."
Alois Rainer, Walter Ulbrich, Lajos Gazsi (1984)
- Alois Rainer, Walter Ulbrich, Lajos Gazsi:
Adder-based digital signal processor architecture for 80 NS cycle time. ICASSP 1984: 692-695
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.