"A VLSI design of processing element for reconfigurable systolic ..."

George M. Papadourakis, John Condorodis (1988)

> Home

Details and statistics

DOI: 10.1109/ICASSP.1988.197039

access: closed

type: Conference or Workshop Paper

metadata version: 2020-11-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icassp/PapadourakisC88
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/PapadourakisC88
George M. Papadourakis, John Condorodis:
A VLSI design of processing element for reconfigurable systolic architectures based on LNS. ICASSP 1988: 2080-2083

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.