"Parallel architecture and hardware implementation of pre-processor and ..."

Yuan-Hsiang Kuo et al. (2013)

> Home

Details and statistics

DOI: 10.1109/ICASSP.2013.6637832

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icassp/KuoLLL13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/KuoLLL13
Yuan-Hsiang Kuo, Chun-Shen Liu, Yu-Cheng Li, Yi-Chang Lu:
Parallel architecture and hardware implementation of pre-processor and post-processor for sequence assembly. ICASSP 2013: 1158-1161

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.