"32 bit single cycle nonlinear VLSI cell for the ICA algorithm."

Vijay K. Jain, Earl E. Swartzlander Jr. (2008)

> Home

Details and statistics

DOI: 10.1109/ICASSP.2008.4517888

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icassp/JainS08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/JainS08
Vijay K. Jain, Earl E. Swartzlander Jr.:
32 bit single cycle nonlinear VLSI cell for the ICA algorithm. ICASSP 2008: 1429-1432

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.