"VLSI Architecture for an adaptive equalizer in ISDN line termination."

Masayuki Ishikawa, Tsuneo Tsukahara, Tadakatsu Kimura (1986)

> Home

Details and statistics

DOI: 10.1109/ICASSP.1986.1168556

access: closed

type: Conference or Workshop Paper

metadata version: 2020-09-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icassp/IshikawaTK86
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/IshikawaTK86
Masayuki Ishikawa, Tsuneo Tsukahara, Tadakatsu Kimura:
VLSI Architecture for an adaptive equalizer in ISDN line termination. ICASSP 1986: 1525-1528

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.