"A novel VLSI array design for the discrete Hartley transform using cyclic ..."

Jiun-In Guo, Chi-Min Liu, Chein-Wei Jen (1994)

> Home

Details and statistics

DOI: 10.1109/ICASSP.1994.389609

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/icassp/GuoLJ94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icassp/GuoLJ94
Jiun-In Guo, Chi-Min Liu, Chein-Wei Jen:
A novel VLSI array design for the discrete Hartley transform using cyclic convolution. ICASSP (2) 1994: 501-504

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.