"A time-interleaved pipelined ADC chip design for 4-G application."

Jhin-Fang Huang, Wen-Cheng Lai, Wei-Jian Lin (2013)

> Home

Details and statistics

DOI: 10.1109/ICAIT.2013.6621509

access: closed

type: Conference or Workshop Paper

metadata version: 2022-12-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icait/HuangLL13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icait/HuangLL13
Jhin-Fang Huang, Wen-Cheng Lai, Wei-Jian Lin:
A time-interleaved pipelined ADC chip design for 4-G application. ICAIT 2013: 104-108

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.