"A High-Performance Parallel Hardware Architecture of SHA-256 Hash in ASIC."

Ruizhen Wu et al. (2020)

> Home

Details and statistics

DOI: 10.23919/ICACT48636.2020.9061457

access: closed

type: Conference or Workshop Paper

metadata version: 2022-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icact/WuZWW20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icact/WuZWW20
Ruizhen Wu, Xiaoyong Zhang, Mingming Wang, Lin Wang:
A High-Performance Parallel Hardware Architecture of SHA-256 Hash in ASIC. ICACT 2020: 1242-1247

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.