"1.2V 300MHz CMOS PLL for clock generation in 0.35UM process."

Deana McDonagh, K. I. Arshak, O. Abubaker (2006)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2007-02-16

- no documents available
- export record
  dblp key:
  - conf/iastedCSN/McDonaghAA06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iastedCSN/McDonaghAA06
Deana McDonagh, K. I. Arshak, O. Abubaker:
1.2V 300MHz CMOS PLL for clock generation in 0.35UM process. Communication Systems and Networks 2006: 243-247

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.